

## BEST AVAILABLE COPY

(11) Publication number:

01217956 A

Generated Document.

## PATENT ABSTRACTS OF JAPAN

(21) Application number: 63041948

(51) Intl. Cl.: H01L 27/04 H01L 21/205

(22) Application date: 26.02.88

(30) Priority:

(43) Date of application publication:

31.08.89

(84) Designated contracting states:

(71) Applicant: FUJITSU LTD

(72) Inventor: MIENO FUMITAKE

(74) Representative:

(54) CONDUCTOR LAYER, CAPACITOR USING CONDUCTOR LAYER AND MANUFACTURE THEREOF

(57) Abstract:

PURPOSE: To obtain a conductor layer whose surface is flat, and a capacitor using said layer wherein electric field does not concentrate and dielectric strength is increased, by forming the conductor layer by using amorphous silicon containing no crystal grains.

oxygen is used as reaction gas. Vapor follows; 400-500°C in the case of disilane, 350-450°C in the case of above gas, and its temperature is as disilane or trisilane or tetrasilane and conductor layer composed of an of tetrasilane. Thus a flat surface growth is performed by heating the eliminated from the region except a using the above manufacturing quality is formed on a substrate. By amorphous silicon layer of excellent trisilane, and 300-400°C in the case CONSTITUTION: Mixed gas of composed of the amorphous silicon region except a region on the polycrystalline silicon layer is region on the amorphous layer 6. eliminated from the region except a region in contact with drain 4. After MOS field effect transistor, and is subjected to vapor growth on a method, an amorphous silicon layer 6 conducting layer 8 is formed. After a conductor layer 8 like a an insulating layer 7 is formed, it is layer 6, the insulating layer 7 and the insulating layer 7, and a capacitor formed, it is eliminated from the

COPYRIGHT: (C)1989,JPO&Japio

Tage JULT

